FAIRCHILD

SEMICONDUCTOR

## 74ALVC16721 Low Voltage 20-Bit D-Type Flip-Flops with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The ALVC16721 contains twenty non-inverting D-type flip-flops with 3-STATE outputs and is intended for bus oriented applications.

The 74ALVC16721 is designed for low voltage (1.65V to 3.6V) V<sub>CC</sub> applications with I/O compatibility up to 3.6V.

The 74ALVC16721 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### **Features**

- 1.8V–3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant inputs and outputs
- t<sub>PD</sub> (CLK to O<sub>n</sub>)
  - 4.0 ns max for 3.0V to 3.6V V<sub>CC</sub>
  - 4.9 ns max for 2.3V to 2.7V V<sub>CC</sub>
- 8.8 ns max for 1.65V to 1.95V  $V_{CC}$
- Power-off high impedance inputs and outputs Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V


Note 1: To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

October 2001

Revised October 2001

#### **Ordering Code:**

Order Number	Package Number	Package Description					
74ALVC16721MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.							



#### **Pin Descriptions**

Pin Names	Description
OE	Output Enable Input (Active LOW)
CLK Clock Input	
D <sub>0</sub> -D <sub>19</sub> Inputs	
D <sub>0</sub> –D <sub>19</sub> O <sub>0</sub> –O <sub>19</sub>	Outputs
CE	Clock Enable Input (Active LOW)

© 2001 Fairchild Semiconductor Corporation DS500691

# 74ALVC16721

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
$GND \rightarrow 25$ 32 - GND $O_{18} \rightarrow 26$ 31 - $D_{18}$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$

### **Truth Table**


CLK	CE	OE	D <sub>0</sub> –D <sub>19</sub>	0 <sub>0</sub> –0 <sub>19</sub>
х	Х	Н	Х	Z
х	н	L	х	O <sub>0</sub>
~	L	L	L	L
~	L	L	н	н
L or H	L	L	х	O <sub>0</sub>

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float)

 $\begin{array}{l} \text{Z} = \text{High Impedance} \\ \text{O}_0 = \text{Previous O}_0 \text{ before LOW-to-HIGH transition of Clock} \\ \textbf{...} = \text{LOW-to-HIGH transition} \end{array}$ 

#### **Functional Description**

The 74ALVC16721 contains twenty D-type flip-flops with 3-STATE standard outputs. The twenty flip-flops will store the state of their individual D-type inputs that meet the setup and hold time requirements on the LOW-HIGH Clock (CLK) transition, when the Clock-Enable ( $\overline{CE}$ ) is LOW. The 3-STATE standard outputs are controlled by the Output Enable  $(\overline{OE})$ . When  $\overline{OE}$  is HIGH, the standard outputs are in high impedance mode but this does not interfere with entering new data into the flip-flops.



Logic Diagram

### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V <sub>O</sub> ) (Note 3)	–0.5V to V <sub>CC</sub> +0.5V
DC Input Diode Current (IIK)	
V <sub>1</sub> < 0V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
$V_{O} < 0V$	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC $V_{CC}$ or GND Current per	
Supply Pin (I <sub>CC</sub> or GND)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	-65°C to +150°C

#### Recommended Operating Conditions (Note 4)

Power Supply	
Operating	1.65V to 3.6V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{\text{IN}}$ = 0.8V to 2.0V, $V_{\text{CC}}$ = 3.0V	10 ns/V

74ALVC16721

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 4: Floating or unused inputs must be held HIGH or LOW.

Symbol	Parameter	Conditions	Vcc	Min	Max	Units
	Faranieter	Conditions	(V)	WIIII		
VIH	HIGH Level Input Voltage		1.65 -1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
VIL	LOW Level Input Voltage		1.65 -1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2		
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	V
		$I_{OL} = 12mA$	2.3		0.7	v
			2.7		0.4	
		I <sub>OL</sub> = 24 mA	3		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_l \le 3.6V$	3.6		±5.0	μΑ
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
ICC	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μΑ
$\Delta I_{CC}$	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μΑ

## **DC Electrical Characteristics**


# 74ALVC16721

## **AC Electrical Characteristics**

Symbol		T <sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C, R <sub>L</sub> = $500\Omega$								
	Parameter	C <sub>L</sub> = 50 pF				C <sub>L</sub> = 30 pF			Units	
		V $_{CC}$ = 3.3V $\pm$ 0.3V		$V_{CC} = 2.7V$		V $_{CC}$ = 2.5V $\pm$ 0.2V		V $_{CC}$ = 1.8V $\pm$ 0.15V		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
f <sub>MAX</sub>	Maximum Clock Frequency	250		200		200		100		ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	
	Bus to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	0.0	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.3	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns
t <sub>W</sub>	Pulse Width	1.5		1.5		1.5		4.0		ns
t <sub>S</sub>	Setup Time	1.5		1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	1.0		1.0		1.0		1.0		ns

# Capacitance

Symbol		Conditions	<b>T</b> <sub>A</sub> = -	Units		
Symbol	Parameter		Conditions	V <sub>cc</sub>	Typical	Units
CIN	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	20	pF
				2.5	20	р



74ALVC16721

